AVQ-SP6ADC - JESD204 Interface IP Core (Spartan 6 - NXP ADC)   Toll-Free: 1-866-881-9388
  
  Home About Avateq TechnologiesNewsJob Opportunities
Home > Products > AVQ-SP6ADC - JESD204 Interface IP Core (Spartan 6 - NXP ADC)
 
Products

AVQ-SP6ADC - Light Version of JESD204A interface IP core on XILINX Spartan-6 LXT and NXP ADCs

Introduction

The IP core is a light version of JESD204a serialized interface between data converters and FPGAs. The core implementation is targeted to a two-lane dual ADC with each lane having a 16-bit resolution and running at 125 MSPS.

The core has been tested with NXP ADC1613D125, a dual channel 16-bit Analog-to-Digital Converter (ADC) optimized for high dynamic performances and low power at sample rates up to 125 MSPS.

Features

  • 2-lane serial JESD204A interface with 2.5 Gb/s rate per lane using Spartan-6 LXT GTP transceivers;
  • Supports physical and data link layer JESD204A requirements;
  • 2 octets per frame clock cycle;
  • 9 frames per multi-frame;
  • Scrambling, character replacement, multiple devices synchronization are not supported in the light version.

Application Diagram:

Interface Signals

NAME DIRECTION DESCRIPTION
Clocks and Resets
reset In IP Core reset and re-init
Refclkp In Reference clock to transceiver (differential)
Refclkout Out Buffered version of reference clock
Transceiver Interface
RXP(N)_0 In Chn0 Serial Data (differential)
RXP(N)_1 In Chn1 Serial Data (differential)
Data Interface
DATA0(15:0) Out Chn0 Parallel Data
DATA1(15:0) Out Chn1 Parallel Data
Non-Data Interface
rx_sync Out Sync signal, common for all lanes
Status Bits
rxbyteisaligned0 Out Chn0 byte alignment flag
rxbyteisaligned1 Out Chn1 byte alignment flag
Sync_Done Out /K/ symbols were received for two channels
rxframeisaligned0 Out Chn0 frame alignment flag
rxframeisaligned1 Out Chn1 frame alignment flag

Core Architecture:

Resources:

Device Family Spartan-6 LXT
User Interfaces Control/Status Bits
Resources
FFs LUT BUFG PLL_ADV
94 82 2 1

Evaluation Set-up

  • Xilinx Spartan-6 FPGA SP605 Evaluation Kit;
  • NXP ADC1613D125 W/O DB, PCB2115-1 Data Converter Evaluation Kit;
  • SP605-ADC1613D125 SFP adaptor board, (Avateq P/N: AVQ-SP6ADC-SFP);
  • SP605-ADC1613D125 FMC adaptor board, (Avateq P/N: AVQ-SP6ADC-FMC);
  • Windows XP based GUI.

Hardware Set-up

GUI Screenshot

Datasheet

AVQ-SP6ADC - Light Version of JESD204A interface IP core on XILINX Spartan-6 LXT and NXP ADCs

Ordering Information:

  • Product ID: AVQ-SP6ADC
  • Please, contact us for pricing and licensing information.

 

 
Products
AVQ1010 - ActiveCore Transmitter Efficiency Enhancing Platform
AVQ1020 - ActiveCore Multistandard Monitoring Receiver  »
AVQ1030 - ActiveCore On-channel Repeater/Gap-Filler
AVQ1040 - ActiveCore Adaptive Linear and Non-Linear Digital Predistorter
AVQ-SP6ADC - JESD204 Interface IP Core (Spartan 6 - NXP ADC)
AVQ-SP6DAC - JESD204 Interface IP Core (Spartan 6 - NXP DAC)